Abstract-A binary image sensor with motion vector detection has been developed and successfully tested. The sensor acquires binary images and detects motion vectors using block matching method. The size of matching blocks and the search area of motion vectors are variable. The block matching is realized by a 2-D shift-register, XOR circuits and block currentsum circuits. The sensor integrates 32x32 pixels on a 7.3mmx7.3" die in a 1.2pm CMOS 2-Metal 2-polySi process.
I. INTRODUCTION
Motion vector detection is one of the key techniques in the field of image processing and requires large computational power for real-time image processing. In several applications, such as robotics, the frame rate higher than the normal video frame rate, such as 100-1000 frames/sec or higher, is required. The smart sensor is an approach to process images a t a high frame rate, where image sensors are integrated with pre-processing circuits on the same chip.
The merit of the smart sensor is that it can process image d a t a quickly. While, the flexibility of image processing with smart sensors tends to be limited. In the previous studies on image sensors with motion vector detection [1] [2], the size of matching blocks or the search area of motion vectors are limited. In this study, a binary image sensor with motion vector detection has been developed and tested. The size of matching blocks and the search area of motion vectors can be varied flexibly using analog current-sum circuits to calculate the sum of absolute differences.
C I R C U I T REALIZATION
The sensor has circuits to detect motion vectors using block matching method. Figure 1 shows the circuit diagram of a pixel. Each pixel has a photo detector, a flip-flop, a 1-bit latch, a shift-direction controller and two XOR circuits. The photo detector is composed of a photo-diode and a 1-bit binary latch (LATCHl). The photo-diode integrates photo-current and LATCHl converts the output voltage of the photo-diode to a binary Using the 2-D shift-register, the image can be shifted to any location, so that the search area of the motion vector is flexible. XORl in Figure 1 compares the image of the current frame and the image of the previous frame which is shifted by the 2-D shift-register. XOR2 compares the image of the current frame and the shifted image in LATCH4. Here, LATCH4 stores the shifted image of the previous frame whose sum of absolute differences is the temporary minimal value in the process of motion vector detection.
Output nodes of two XOR circuits are connected to current source transistors. Two current source transistors are connected to two sets of block current-sum circuits in Figure 2 , respectively. Figure 2 shows a circuit diagram of current-sum circuits and an analog comparator. A current-sum circuit sums up absolute differences in a selected region, which is a matching block in the case of motion vector detection. T h e output of one current-sum circuit is proportional t o the sum of absolute differences between the current frame and the shifted previous frame in LATCH2. T h e output of the other current-sum circuit is proportional t o the temporary minimal sum of absolute differences between the current frame and the shifted previous frame in LATCH4.
T h e analog comparator in Figure 2 compares the output currents of the two current-sum circuits. If the sum of absolute differences takes a smaller value than the temporary minimal value, the output flag of the comparator becomes "HIGH". Thus, motion vectors are determined by watching the flag output of the comparator. T h e number of cycles required for the block matching process does not depend on the size of matching blocks, but it depends on the size of the search area. For example, (an + 1)2 cycles are required, when the search area is limited within the n t h nearest neighbors. Figure 3 shows a photograph of the image sensor chip, and Table I shows a summary of the image sensor. T h e sensor integrates a 32x32 sensor array, two sets of block current-sum circuits, a block logical-OR circuit and an analog comparator on a 7.3mmx7.3mm die in a CMOS 1.2pm 2-metal 2-poly-Si process. Figure 4 shows a measurement result of motion vector detection with a fabricated chip. Here, the entire image is divided t o 8 x 8 matching blocks. In the case of Fig Measurements are done a t 10-50 frameslsec. This is due t o a slow 1/0 board of P C that controls the image sensor and acquires data. As a result of circuit simulation, the sensor can calculate the motion vectors (in Figure 4) within 250ps. Using a faster controller, the sensor can achieve higher frame rate up t o 2000frames/sec, assuming that the time required for image acquisition and calculation ratio is 1 to 1. has been developed and successfully tested. The search area of motion vectors is variable using a 2-D shift-register which can shift acquired images flexibly. T h e sensor can calculate the sum of absolute differences in one matching block in one cycle. T h e size of each matching block is variable, using block current sum circuits t o calculate the sum of absolute differences. 
MEASUREMENTS A N D EVALUATIONS

